


# KA3525A SMPS Controller

#### **Features**


- 5V ±1% Reference
- Oscillator Sync Terminal
- · Internal Soft Start
- Deadtime Control
- Under Voltage Lockout

## **Description**

The KA3525A is a monolithic integrated circuit that includes all of the control circuits necessary for a pulse width modulating regulator. There are a voltage reference, an error amplifier, a pulse width modulator, an oscillator, an under voltage lockout, a soft start circuit, and the output driver in the chip.



## **Internal Block Diagram**



## **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Supply Voltage	Vcc	40	V
Collector Supply Voltage	VC	40	V
Output Current, Sink or Source	I <sub>O</sub>	500	mA
Reference Output Current	IREF	50	mA
Oscillator Charging Current	ICHG(OSC)	5	mA
Power Dissipation (T <sub>A</sub> = 25°C)	PD	1000	m/W
Operating Temperature	Topr	0 ~ +70	°C
Storage Temperature	TSTG	-65 ~ +150	°C
Lead Temperature (Soldering, 10sec)	TLEAD	+300	°C

## **Electrical Characteristics**

(V<sub>CC</sub> = 20V,  $T_A$  = 0 to +70°C, unless otherwise specified)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
REFERENCE SECTION						
Reference Output Voltage	VREF	T <sub>J</sub> = 25°C	5.0	5.1	5.2	V
Line Regulation	ΔVREF	VCC = 8 to 35V	-	9	20	mV
Load Regulation	$\Delta V_{REF}$	IREF = 0 to 20mA	-	20	50	mV
Short Circuit Output Current	Isc	VREF = 0, TJ = 25°C	-	80	100	mA
Total Output Variation (Note1)	$\Delta V_{REF}$	Line, Load and Temperature	4.95	-	5.25	V
Temperature Stability (Note1)	STT	-	-	20	50	mV
Long Term Stability (Note1)	ST	T <sub>J</sub> = 125°C ,1KHR <sub>S</sub>	-	20	50	mV
OSCILLATOR SECTION						
Initial Accuracy (Note1, 2)	ACCUR	T <sub>J</sub> = 25°C	-	±3	±6	%
Frequency Change With Voltage	Δf/ΔVCC	VCC = 8 to 35V (Note1, 2)	-	±0.8	±2	%
Maximum Frequency	f(MAX)	$R_T = 2k\Omega$ , $C_T = 470pF$	400	430	-	kHz
Minimum Frequency	f(MIN)	$R_T = 200k\Omega$ , $C_T = 0.1uF$	-	60	120	Hz
Clock Amplitude (Note1, 2)	V(CLK)	-	3	4	-	V
Clock Width (Note1, 2)	tW(CLK)	T <sub>J</sub> = 25°C	0.3	0.6	1	μs
Sync Threshold	VTH(SYNC)	-	1.2	2	2.8	V
Sync Input Current	II(SYNC)	Sync = 3.5V	-	1.3	2.5	mA

## **Electrical Characteristics** (Continued)

(VCC = 20V, TA = 0 to  $+70^{\circ}C$ , unless otherwise specified)


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
ERROR AMPLIFIER SECTION (V <sub>CM</sub> = 5.1V)						
Input Offset Voltage	Vio	-	-	1.5	10	mV
Input Bias Current	IBIAS	-	=	1	10	μΑ
Input Offset Current	lio	-	=	0.1	1	μΑ
Open Loop Voltage Gain	Gvo	$R_L \ge 10M\Omega$	60	80	-	dB
Common Mode Rejection Ratio	CMRR	V <sub>CM</sub> = 1.5 to 5.2V	60	90	-	dB
Power Supply Rejection Ratio	PSRR	Vcc = 8 to 3.5V	50	60	-	dB
PWM COMPARATOR SECTION	•					
Minimum Duty Cycle	D(MIN)	-	=	-	0	%
Maximum Duty Cycle	D(MAX)	-	45	49	-	%
Input Threshold Voltage (Note2)	VTH1	Zero Duty Cycle	0.7	0.9	-	V
Input Threshold Voltage (Note2)	VTH2	Max Duty Cycle	=	3.2	3.6	V
SOFT-START SECTION						
Soft Start Current	ISOFT	VSD = 0V, VSS = 0V	25	51	80	μА
Soft Start Low Level Voltage	VsL	VSD = 25V	=	0.3	0.7	V
Shutdown Threshold Voltage	VTH(SD)	-	0.9	1.3	1.7	V
Shutdown Input Current	IN(SD)	VSD = 2.5V	=	0.3	1	mA
OUTPUT SECTION						
Low Output Voltage I	Voli	ISINK = 20mA	=	0.1	0.4	V
Low Output Voltage II	V <sub>OL</sub> II	ISINK = 100mA	-	0.05	2	V
High Output Voltage I	VCHI	ISOURCE = 20mA	18	19	-	V
High Output Voltage II	VCH II	ISOURCE = 100mA	17	18	-	V
Under Voltage Lockout	Vuv	V8 and V9 = High	6	7	8	V
Collector Leakage Current	ILKG	VCC = 35V	-	80	200	μΑ
Rise Time (Note1)	tR	C <sub>L</sub> = 1uF, T <sub>J</sub> = 25°C	-	80	600	ns
Fall Time (Note1)	tF	CL = 1uF, TJ = 25°C	-	70	300	ns
STANDBY CURRENT						
Supply Current	Icc	VCC = 35V	-	12	20	mA

#### Note

<sup>1.</sup> These parameters. although guaranteed over the recommended operating conditions, are not 100% tested in production


<sup>2.</sup> Tested at fosc=40kHz (RT =3.6K, CT =0.01uF, RI =  $0\Omega$ )

## **Test Circuit**



## **Mechanical Dimensions**

## Package



### **Ordering Information**

Product Number	Package	Operating Temperature
KA3525A	16-DIP	0 ~ +70°C

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### **LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com