TMOS

MOTOROLA ■ SEMICONDUCTOR ■ TECHNICAL DATA

Advance Information

TMOS IV N-Channel Enhancement-Mode Power Field Effect Transistor

This advanced "E" series of TMOS power MOSFETs is designed to withstand high energy in the avalanche and commutation modes. These new energy efficient devices also offer drain-to-source diodes with fast recovery times. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating area are critical, and offer additional safety margin against unexpected voltage transients.

- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode - Unclamped Inductive Switching (UIS) Energy Capability Specified
- Commutating Safe Operating Area (CSOA) Specified for Use in Half and Full Bridge Circuits.
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode.
- Diode is Characterized for Use in Bridge Circuits.

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	MTP3055E	Unit
Drain-Source Voltage	VDSS	60	Vdc
Drain-Gate Voltage (R _{GS} = 1 MΩ)	VDGR	60	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \le 50 \ \mu s$)	V _{GS} V _{GSM}	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Pulsed	I _D	12 26	Adc
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	40 0.32	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	-65 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	R _Ø JC R _Ø JA	3.12 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	ΤL	260	°C

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage (VGS = 0, ID = 0.25 mA)	V(BR)DSS	60	_	Vdc
Zero Gate Voltage Drain Current (VDS = Rated VDSS, VGS = 0) (VDS = Rated VDSS, VGS = 0, TJ = 125°C)	IDSS		10 80	μΑ


(continued)

This document contains information on a new product. Specifications and information herein are subject to change without notice.

Preferred device is a Motorola recommended choice for future use and best overall value.

MTP3055E **Motorola Preferred Device**

TMOS POWER FET 12 AMPERES $R_{DS(on)} = 0.15 OHM$ 60 VOLTS





7.5 (Typ)

Lş

MTP3055E

Char	acteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS (continued)			<u> </u>		
Gate-Body Leakage Current, Forwa	rd (VGSF = 20 Vdc, VDS = 0)	IGSSF	_	100	nAdc
Gate-Body Leakage Current, Rever		IGSSR		100	nAdo
ON CHARACTERISTICS*					
Gate Threshold Voltage (VDS = VGS, ID = 1 mA) T _J = 100°C		V _{GS(th)}	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance	(VGS = 10 Vdc, ID = 6 Adc)	RDS(on)		0.15	Ohm
Drain-Source On-Voltage ($V_{GS} = \langle I_D = 12 \text{ Adc} \rangle$ $\langle I_D = 6 \text{ Adc}, T_J = 100^{\circ}\text{C} \rangle$	0 V)	V _{DS(on)}	_	2 1.5	Vdc
Forward Transconductance (V _{DS} =	= 15 V, I _D = 6 A)	9FS	4	_	mhos
DRAIN-TO-SOURCE AVALANCHE ST	RESS CAPABILITY				
	•-	WDSR	_ 	18 35 16	mJ
YNAMIC CHARACTERISTICS		·			L
Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$	C _{iss}		500	pF
Output Capacitance	f = 1 MHz	Coss	_	300	
Reverse Transfer Capacitance	See Figure 11	C _{rss}	T - T	100	
WITCHING CHARACTERISTICS* (TJ	= 100°C)				
Turn-On Delay Time		td(on)		20	ns
Rise Time	(V _{DD} = 25 V, I _D = 0.5 Rated I _D	t _r		60	
Turn-Off Delay Time	R _{gen} = 50 ohms) See Figure 18	td(off)	_	65	
Fall Time		tf		65	
Total Gate Charge	(V _{DS} = 0.8 Rated V _{DSS} ,	Qg	12 (Typ)	17	nC
Gate-Source Charge	ID = Rated ID, VGS = 10 V) See Figure 14	Qgs	6.5 (Typ)	_	
Gate-Drain Charge		Q _{gd}	5.5 (Typ)		
OURCE DRAIN DIODE CHARACTERI	STICS*				
Forward On-Voltage	(IFM = 0.5 Rated ID,	V _{SD}	1.7 (Typ)	2	Vdc
Forward Turn-On Time	dlg/dt = 100 A/μs, V _{GS} = 0}	ton	Limited by stray inductance		
Reverse Recovery Time		t _{rr}	50 (Typ)	90	ns
ITERNAL PACKAGE INDUCTANCE (O-220)				
Internal Drain Inductance (Measured from the contact screw (Measured from the drain lead 0.)		Ld	3 5 (Typ) 4.5 (Typ)	_	nH

^{*}Pulse Test: Pulse Width = 300 μ s, Duty Cycle \leq 2%.

(Measured from the source lead 0.25" from package to source bond pad.)

Internal Source Inductance

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature




Figure 7. Maximum Rated Forward Biased Safe Operating Area

DRAIN CURRENT (AMPS) 30 20 T_{.1} ≤ 150°C ۵ 0 100 Δń សា VDS, DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-tosource voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, IDM and the breakdown voltage, V(BR)DSS. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must bé less than:

$$\frac{T_{J(max)} - T_{C}}{R_{\theta JC}}$$




Figure 9. Thermal Response

MTP3055E

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of IFM and peak VR for a given commutation speed. It is applicable when waveforms similar to those of Figure 10 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

The time interval tfrr is the speed of the commutation cycle. Device stresses increase with commutation speed, so tfrr is specified with a minimum value. Faster commutation speeds require an appropriate derating of IFM, peak VR or both. Ultimately, tfrr is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during trr as the diode goes from conduction to reverse blocking.

VDS(pk) is the peak drain-to-source voltage that the device must sustain during commutation; IFM is the maximum forward source-drain diode current just prior to the onset of commutation.

 $V_{\mbox{\scriptsize R}}$ is specified at 80% of $V_{\mbox{\scriptsize (BR)DSS}}$ to ensure that the CSOA stress is maximized as IS decays from IRM to zero

RGS should be minimized during commutation. TJ has only a second order effect on CSOA.

Stray inductances, Li in Motorola's test circuit are assumed to be practical minimums.




Figure 11. Commutating Safe Operating Area (CSOA)




Figure 13. Unclamped Inductive Switching **Test Circuit**




Figure 10. Commutating Waveforms




Figure 12. Commutating Safe Operating Area **Test Circuit**





Figure 14. Unclamped Inductive Switching Waveforms



VGS, GATE-TO-SOURCE VOLTAGE (VOLTS) $V_{DS} = 25$ RATED ID 18 10 12 Qg, TOTAL GATE CHARGE (nC)

Figure 15. Capacitance Variation

Figure 16. Gate Charge versus Gate-to-Source Voltage




Figure 17. Gate Charge Test Circuit